Geekzone: technology news, blogs, forums
Guest
Welcome Guest.
You haven't logged in yet. If you don't have an account you can register now.

VIA unveils Isaiah x86 processor architecture for mobile devices

Posted on 25-Jan-2008 14:05 | Filed under: News


VIA unveils Isaiah x86 processor architecture for mobile devices
VIA Technologies, Inc have announced details of the VIA Isaiah Architecture, a new x86 processor architecture that promises to deliver significant boosts to the functionality and performance of desktop, mobile and ultra mobile PCs.

The company says this new system architecture will minimise power requirements, saving on battery life and enabling ultra compact system designs.

Designed from the ground up by the company's US-based processor design subsidiary, Centaur Technology Inc., the VIA Isaiah Architecture combines the latest advances in x86 processor technology, including a 64-bit superscalar microarchitecture, high-performance multimedia computation, and a new virtual machine architecture.

The first generation of Isaiah-based products will be pin-compatible with the VIA C7 processor family, enabling a smooth transition for system builders and providing them with an easy upgrade path for current designs.

The first processors implementing the VIA Isaiah Architecture will use 65 nanometer technology for greater power efficiency. The company see these processors being used in silent and small form factor desktop PCs and home media centers, and ultra thin and light notebooks and mini-notes.

As well as support for clock speeds of up to 2GHz in initial products and a high-speed, low power Front Side Bus scalable from 800MHz up to 1333MHz, the VIA Isaiah Architecture also has a cache subsystem with two 64KB L1 caches and 1MB exclusive L2 cache with 16-way associativity for more effective memory optimization.

For further enhanced multimedia performance, the VIA Isaiah Architecture also integrates a fast x86 processor Floating Point Unit (FPU) with the ability to execute four floating point adds and four multiplies per clock and also featuring a new algorithm that minimizes latency. Support for new SSE instructions and a 128-bit wide integer data path further boost multimedia performance.

Processors implementing the VIA Isaiah Architecture are expected to start shipping in the first half of 2008.